

Fig. 2




Fig. 3





Fig. 4






Fig. 6

```
r inducte example(clk,reset, controlc, controld, controle, ind, ine, ing, inh, ini, outf, outg, outh),
2: input clk,reset, ind, ine, ing inh, ini,
3: input controlc, controld, controle;
        4: output outf,outg,outh,
         5. wire controle, controld, controle,
         6. wire ind,ing,inh,ini;
        7. wire outf,
        8: reg outh outg;
9: ware sign sign sigh,
10. reg siga sigd, sigd sigf sigg sigi;
C7 11: assign out:= siga & agb,
C1 12: assign sigc = ine | ing,
C3 13: assign sige = sigi & ini;
C6 14. assign sigh = ine & inh,
C9 16. always @(posedge clk or posedge reset)
         17. begin
                     if (reset)
        19:
                             outh = 0;
                      else if (controle)
outh = #1 sigh,
else if ('controle)
        20:
        21:
        22:
                             outh = #1 ing;
         23:
        24: end
C11 26: always @(posedge clk or posedge reset)
        27: begin
28: 1f
29:
                     ıf (reset)
                             sigf = 0,
        30:
                      else if (controld)
                      sigf = #1 ind | inh,
else if (!controle)
         31:
         32.
        33:
                             sigf=#1 ing,
        34: end
```


Fig. 7A


```
C6
          35 always @(posedge clk or posedge reset)
         36 begin
37 if
38
39 el
40
                     if (reset)
                            outg =0,
                      else if (controls)
                            outg = sige;
         41
42
                            outg = sigc,
          43 end
       C2
         44 always @(posedge cik or posedge reset)
                     sigd = #1 ind;
else if ('controle)
sigd = #1 sigc;
        49 Sigu = 11 110,
50: else if (!controle)
51: sigd = #1 sigc;
52: end
53: always @(posedge clk or posedge reset)
54: begin
55: if (reset)
66: eign = 0:
C5
                      siga = 0;
else if (controlc)
         56.
57:
58.
59.
60
                     ... (controle)
siga = #1 sigd,
else
                            siga = #150 sigf,
        63: 6egs
64.
65
66
67
68:
69:
70 end
                     sigb = 0;
else if (controlc && lcontrold)
sigb = #1 sige,
                     else if (controle)
sigb = #1 sigg,
```


Fig. 7B


```
71: always @(posedge clk or posedge reset)
C10
        72: begin
                if (reset)
        73:
        74:
                      sigg = 0;
                else if (controlc && !controld)
        75:
                sigg = #1 ini;
else if (controle)
        76:
        77:
                      sigg = #1 inh;
        78:
        79: end
       80: always @(posedge clk or posedge reset)
C12
        81: begin
        82:
                if (reset)
        83:
                     sigi = 0;
        84:
                else
        85:
                     sigi = #1 inh;
        86: end
        87: endmodule
```

Fig. 7C












Fig. 11B




Fig. 12




Fig. 13






Fig. 14A









Fig. 14D






Fig. 16A




Fig. 16B




Fig. 17




Fig. 18




Fig. 19